QCDOC: A highly scalable architecture for lattice QCD simulations

Tilo Wettig University of Regensburg

Outline

- 1. Why custom-built machines?
- 2. QCDOC architecture
- 3. Performance figures
- 4. Summary and outlook

Thanks to IBM for \$10k of conference sponsorship

KITP Santa Barbara, 30 March 2005





1. Why custom-built machines?

dynamical fermions are expensive:

ECFA scaling estimate

cost (in Flops) to generate a single independent gauge field configuration (dynamical Wilson fermions, unimproved)

$$\text{Cost} \approx 1.7 \times 10^7 \ V^{4.55/4} \left(\frac{1}{a}\right)^{7.25} \left(\frac{1}{m_{ps}}\right)^{2.7}$$

... and we want $V \rightarrow \infty$, $a \rightarrow 0$, $m \rightarrow 0$

- staggered fermions somewhat cheaper
- ► chiral fermions (overlap, DWF) ~100× more expensive

 \longrightarrow one of the "grand challenge problems" in HPC

Lines of attack

- better analytical understanding of the various limits
 - improvement program $(a \rightarrow 0)$
 - effective chiral theories $(m \rightarrow 0)$
 - finite-V calculations; ε -regime of QCD ($V \rightarrow \infty$)
- better algorithms
- bigger and better (super-) computers

lattice QCD needs massively parallel machines (global volume distributed over many processors)



- Unit Cell associated with one site
- Communication required for local (nearest neighbour) operation

Periodically mapped communication

2-D example: 16×16 global volume 8×8 local volume 2×2 processor grid

- main numerical problem: inversion of fermion (Dirac) matrix, typically done using conjugate gradient algorithm

 — need efficient matrix–vector routines and global sums
- on a parallel machine, communication between processors slows down the calculation; two main factors:
 - 1. communication bandwidth
 - 2. communication latency
- for small local volumes ("hard scaling"):
 - ▶ surface-to-volume ratio large \rightarrow high commun./comput. ratio
 - latency is dominating factor
- ideally, communication can be overlapped with computation: communication latency hiding
- measure of success: sustained vs. peak performance
- Scalability: keep physical problem size fixed and increase number of processing nodes — how does sustained performance scale? (It typically goes down drastically.)

Typical scaling behavior of clusters



2-d grid has twice the bandwidth, but performance roughly the same \longrightarrow latency dominated

- PC clusters:
 - see Robert Edwards' talk yesterday
 - cost-effective, easy to build
 - useful for wide range of applications and for experimentation
 - don't scale well to very large numbers (>1000 or so) of processors
- commercial supercomputers:
 - very expensive
 - aimed at general-purpose market
 - typically switched clusters of SMP's if not, networks are often underpowered or not scalable (crossbar)
 imited scalability
 - exceptions: BlueGene/L, Cray XT3, others?
- special-purpose machines can exploit the problem characteristics in hardware (extreme example: Grape)

for lattice QCD:

- predictable memory access \rightarrow prefetch
- mainly nearest-neighbor communications
- communications predictable and repetitive
- → better scalability

The QCDOC project

- successor to QCDSP (and earlier Columbia machines)
- collaboration of IBM Research (Yorktown Heights), Columbia University, RIKEN-BNL Research Center, UKQCD, SciDAC
- design based on an application-specific integrated circuit (ASIC)
- optimized for communications requirements of lattice QCD
- ► scalable to several 10,000 nodes with sustained performance of ~50% even on very small local volumes (V_{local} = 2⁴)
- best price/performance ratio in the industry
- Iow power consumption and heat dissipation
- standard software environment

another special-purpose lattice QCD machine (not discussed here): apeNEXT by INFN/DESY/Paris-Sud (successor to APE1, APE100, APEmille)

The QCDOC design team

Columbia: Norman Christ, Calin Cristian, Zhihua Dong, Changhoan Kim, Xiaodong Liao, Goufeng Liu, Bob Mawhinney, Azusa Yamaguchi IBM: Dong Chen, Alan Gara, Minhua Liu, Ben Nathanson RIKEN-BNL: Shigemi Ohta (KEK), Tilo Wettig (Yale → Regensburg) UKQCD: Peter Boyle, Mike Clark, Bálint Joó SciDAC: Chulwoo Jung, Kostya Petrov



from http://www.research.ibm.com/bluegene

Current hardware status

- 14,720 nodes UKQCD machine at Edinburgh: running/testing
- 13,308 nodes RBRC machine at BNL: running/testing
- ▶ 14,140 nodes DOE machine at BNL: running/being assembled
- 2,432 nodes Columbia machine: running/testing
- 448 nodes Regensburg machine: just arrived

machines will be run 24x7 for five years work horse for lattice QCD in the US and the UK

2. Architecture of the QCDOC supercomputer

- MIMD machine with distributed memory (in SPMD mode)
- system-on-a-chip design (QCDOC = QCD on a chip)
- QCDOC ASIC combines existing IBM components and QCD-specific, custom-designed logic:
 - ▶ 500 MHz (nominal) PowerPC 440 core with 64-bit, 1 GFlop/s FPU
 - 4 MB on-chip memory (embedded DRAM), accessed through custom-designed prefetching eDRAM controller (PEC)
 - nearest-neighbor serial communications unit (SCU) with aggregate bandwidth of 12 Gbit/s
- separate networks for physics communications and auxiliary tasks
- price/performance ratio < 1 US-\$ per sustained MFlop/s</p>
- very low power consumption, no serious cooling issues

All this on \sim (12 mm)² of silicon, consuming \sim 5 W

The QCDOC ASIC



(0.18 μ process, using low-alpha lead)

ASIC Floorplan





440 PowerPC processor core

- 32-bit implementation of IBM Book E architecture
- out-of-order dual-issue, superscalar, pipelined (7 stages), ...
- 32kB instruction and 32kB data caches (64-way associative, partitionable, lockable)
- hardware memory protection through TLB
- 3 PLB master interfaces: instruction read, data read, data write
- complete control through JTAG interface
- connected to 64-bit, 1 GFlop/s IEEE floating point unit

QCDOC networks

- fast "physics" network
 - 6-dimensional torus with nearest-neighbor connections (allows for machine partitioning in software)
 - LVDS serial links using IBM HSSL transceivers with 2×500 Mbit/s bandwidth per link (total bandwidth per node 12 Gbit/s)
 - custom-designed Serial Communications Unit (SCU)
 - runs all links concurrently
 - direct memory access
 - packets have 8-bit header and 64-bit data
 - error detection and correction (ECC on header, parity on data, hardware checksum counters)
 - low-latency passthrough mode for global operations
 - reconfigurable partition interrupts and barriers
 - ► communications performance ~ memory performance
- global tree network for three independent interrupts
- Ethernet network (switched) for booting, I/O, control



Serial Communications Unit (SCU)



Communications latency hiding for global sums (1-d example)



- receive unit gets number from neighbor in direction
 - \rightarrow puts it in FIFO and simultaneously passes it on to neighbor in + direction
- FIFO is flushed when PLB access is available
- after N 1 shifts, all numbers from this dimension are in memory
- add done by CPU
- \rightarrow software and bus latency only paid once instead of *N* times broadcast of final result not necessary



















Serial communications data eye



Software environment

- custom OS (QOS) written by Peter Boyle
 - qdaemon on host machine (csh-like user interface, program load, integrated diagnostics)
 - boot kernel download via Ethernet/JTAG to I/D cache in parallel
 - run kernel download via Ethernet
 - \blacktriangleright single application process \rightarrow no scheduler-induced slowdown
 - user-space access to communications hardware \rightarrow low latency
- standard compile chains: gcc/g++ and xlc/xlC
- QMP library for inter-node message passing (Chulwoo Jung) (SciDAC cross-platform library for lattice QCD)
- CPS, MILC, and Chroma/QDP++ lattice QCD codes ported
- Bagel automatic assembly generator (Peter Boyle)
- MPI port by BNL (Robert Bennett)
- SciDAC software: see Robert Edwards' talk yesterday
- RISCWatch for diagnostics

RISCWatch										
File Source Hardware Window Utilities Help										
stop run stop	SP	Rs								
window debug window ascii	CCRO		000020	OC	DNVO	3F3F3F3F	ICDBDR	FFE187E1	IV0R5	0000
Connand	CR		240040	02	DNV1	3F3F3F3F	ICDBTRH	FF3FFC00	IVOR6	0000
L	CSRR	0 1	000000	00	DNV2	3F3F3F3F	ICDBTRL	000003F0	IVOR7	0000
STATUS : stop successful	CSRE		SCII Mem	iory:	1200		And the owner of the owner owner.			EX
STATUS : window create successful		Add	iress [Data				ASCII		
MINDOW ASCII STATUS : window create successful Helcome to RISCHatch vd.7.5 44004 J	DACI	000 000 000 000)41EB0)41EC0)41ED0)41EE0	6F75 0A6F 7465 3A20	7477 6F72 7574 776F 7261 7469 3633 0A0A	643A 20313 7264 3A203 6F6E 206F7 4F75 74333	030 303030 00A 4F4B0A 574 776F72 220 6D6973	30 outword 149 .outword 364 teratiu 360 : 63'	d: 1000000 rd: 0.0K. on outword Out32 mis) I H M
	DAC2	000)41EF0)41F00	6174 3430	6368 0A6F 3036 4630	7574 776F7 0A6F 75747	264 3A2046 76F 72643A	46 atch.ou 120 4006F0	.outword: FF	
Assembly Debug:	DBCF	000)41F10)41F20	3130 2030	3030 3030 0A4F 4B0A	300A 6F757	477 6F7264	3A 1000000 00 0,0K,	J.outword:	
* >>> 00025344 4BFFFFF8 b		BBCF Read Close Help J byte-reversed Auto-update						e		
* 00025350 7D615B78 or R1,R11,R11	DBUNE				DYCL	Leuge 1	1172		TTONET	F
* 00025358 9421FF00 stwu R1,0xFFFFFF0(R1)	DBDR		000000	00	DVLIM	OFC1F83F	ITV3	3F3F3F3F	IVOR15	0000
* 00025360 703F0878 or R31,000000010 (R1/	DBSR		000000	00	ESR	00000000	IVLIM	OFC1F83F	IVPR	8000
* 00025364 90/F0008 stw R3,0X00000008(K31) * 00025368 48000004 b #+0x00000004(0x002536C * 0002536C 81610000 bw7 R11.0x00000000(R1)	DCDB	(RH	FFDCFD	8F	IAC1	00000000	IVORO	00000000	LR	0002
* 00025370 83EBFFFC 1wz R31,0xFFFFFFFC(R11) * 00025374 7D615B78 or R1,R11,R11	DCDB ²	(RL	000000	00	IAC2	00000000	IVOR1	00000010	MHUCR	0140
* 00025378 4E800020 blr * 0002537C 9421FFF0 stwu R1.0xFFFFFFF0(R1)	DEAR		000000	00	IAC3	00000000	IVOR2	00000020	MSR	0002
* 00025380 93E1000C stw R31,0×0000000C(R1)	DEC		000000	00	IAC4	7FF7FFB8	IVOR3	00000030	PID	0000
Run Asmstep Read Close Help	DECAR	R	******	**	IAR	00025344	IVOR4	00000040	PIR	0000
STOPPED Step count Set IAR Track IAR	Rea	Ы	Close		Help					
00000001 00025344 Show offsets										

3. Performance figures

Three relevant areas:

- 1. Memory system performance
- 2. Network performance
- 3. Application code performance

all of the following courtesy of Peter Boyle

Memory system performance

Streams benchmark (measures sustainable memory bandwidth)

Compiler/Options/Code	Comment	Memory	MB/s
xlc -O5 -qarch=440	vanilla source	Edram	747
gcc-3.4.1 -funroll-all-loops -fprefetch-loop-arrays -O6	vanilla source	Edram	747
gcc-3.4.1 -funroll-all-loops -fprefetch-loop-arrays -O6	builtin_prefetch	Edram	1024
Assembly	auto-generated asm	Edram	1670
xlc -O5 -qarch=440	vanilla source	DDR	260
gcc-3.4.1 -funroll-all-loops -fprefetch-loop-arrays -O6	vanilla source	DDR	280
gcc-3.4.1 -funroll-all-loops -fprefetch-loop-arrays -O6	builtin_prefetch	DDR	447
Assembly	auto-generated asm	DDR	606

Network performance



QCDOC Multi-wire Ping Ping bandwidth (420MHz)

- multi-link bandwidth as good as CPU-memory bandwidth
- single-link ping pong obtains 50% of maximum bandwidth on 32-byte packets



QCDOC Single-wire latency (420MHz)

Global reduction

- hardware-acceleration for "all-to-all" along an axis
- CPU performs arithmetic

global sum
$$\rightarrow 300$$
ns $\times \frac{1}{2}D(N_{\text{proc}})^{1/D}$

• 1024-node global sum in less than $16\mu s$ (12k nodes in 20-30 μs)



Application code performance

various discretizations, 4⁴ local volume

Action	Nodes	Sparse matrix	CG performance
Wilson	512	44%	39%
Asqtad	128	42%	40%
DWF	512	46%	42%
Clover	512	54%	47%

Scalability



- ▶ 16⁴ on 1024 nodes (equivalent to 32⁴ on 16k nodes)
- expect 4 to 5 TFlop/s sustained on large machines

4. Summary and outlook

QCDOC provides

- exceptional scalability (due to network performance and hardware assist for global sums)
- standard software environment
- best value for the money:
 < 1 US-\$ per sustained MFlop/s at 5 TFlop/s on a non-trivial problem
- Iow power and low cost allows large systems to be built
- hardware status (again)
 - current clock speed is 420 MHz (hope to improve this)
 - 14,720 nodes UKQCD machine at Edinburgh: running/testing
 - 13,308 nodes RBRC machine at BNL: running/testing
 - 14,140 nodes DOE machine at BNL: running/being assembled
 - 2,432 nodes Columbia machine: running/testing
 - 448 nodes Regensburg machine: just arrived

Future possibilities

- cannot beat IBM in general-purpose market (BG/P, BG/Q)
- clusters are catching up fast
- exploiting the special-purpose character can still give us an edge
- must aim at 10× in price/performance over IBM and/or clusters goal is \$0.01/MFlop/s or \$10 million/PFlop/s (sustained)
- currently exploring a number of possibilities
 - custom ASIC
 - commercial chip plus companion ASIC
 - standard protocols (Hypertransport, ...)

▶ ...

- ► ASIC NRE costs exploding → high risk
- Cell looks interesting



- 300 engineers
- ▶ 0.09/0.065µ process
- ▶ 50~80 W at 4 GHz
- 1 (new) PowerPC CPU with 32 kB L1 caches (D/I)
- 8 FPU's with 256 kB of private memory
- each FPU can do 4 FMADD's per cycle
 → 256 GFlop/s at 4 GHz (single precision)
- double precision ~10× slower
- 512 kB on-chip shared L2 cache
- 25 GB/s memory bandwidth (Rambus XDR)
- 76.8 GB/s (44.8 in, 32 out) I/O bandwidth (Rambus FlexIO)
- Can memory subsystem keep the FPU's fed?
- Programming model?